Asic Engineer Intern
Ciena · Ottawa
Posted on September 23, 2026
View on yournextjob-ottawa
You'll be redirected to the original posting.
Job description
The role provides exposure to ASIC design, integration, layout, and verification activities within large-scale DSP ASIC development for optical communications. Jira FPGA Full-time Git Java Analysis skills Confluence Agile Employee assistance program Linux Python Debugging Paid sick leave
This is an excerpt. The full posting is on the original site.Read the full posting →
More jobs at Ciena
Ciena is also hiring for 35 other roles in the region:
- Senior Manager, Layout Design · Ottawa
- Senior Physical Design Engineer · Ottawa
- Senior Pluggable Modems Product Engineer · Ottawa
- Product Line Manager – Intelligent IP/Optical Controller · Ottawa
- Photonics Rls Senior Engineer · Ottawa
- Global Revenue Assurance, Fp&a · Ottawa